{rfName}
Ev

Indexat a

Altmetrics

Anàlisi d'autories institucional

Quintana-Orti, Enrique SAutor o coautor

Compartir

16 d’octubre de 2024
Publicacions
>
Article
No

Evaluating fault tolerance on asymmetric multicore systems-on-chip using iso-metrics

Publicat a: IET Computers and Digital Techniques. 10 (2): 85-92 - 2016-03-01 10(2), DOI: 10.1049/iet-cdt.2015.0056

Autors:

Chalios, Charalampos; Nikolopoulos, Dimitrios S; Catalan, Sandra; Quintana-Orti, Enrique S
[+]

Afiliacions

Queens Univ Belfast, Sch EEECS, Belfast BT7 1NN, Antrim, North Ireland - Autor o coautor
Univ Jaume 1, Dept Ingn & Ciencia Comp, Castellon De La Plana, Spain - Autor o coautor

Resum

The end of Dennard scaling has promoted low power consumption into a first-order concern for computing systems. However, conventional power conservation schemes such as voltage and frequency scaling are reaching their limits when used in performance-constrained environments. New technologies are required to break the power wall while sustaining performance on future processors. Low-power embedded processors and near-threshold voltage computing (NTVC) have been proposed as viable solutions to tackle the power wall in future computing systems. Unfortunately, these technologies may also compromise per-core performance and, in the case of NTVC, reliability. These limitations would make them unsuitable for HPC systems and datacenters. To demonstrate that emerging low-power processing technologies can effectively replace conventional technologies, this study relies on ARM's big.LITTLE processors as both an actual and emulation platform, and state-of-the-art implementations of the CG solver. For NTVC in particular, the study describes how efficient algorithm-based fault tolerance schemes preserve the power and energy benefits of very low voltage operation.
[+]

Paraules clau

Asymmetric multicore systems-on-chipCg solverComputing systemsDennard scalingEmbedded processorsEnergyFault tolerance evaluationFault tolerant computingFrequency scalingHpc systemsIntegrated circuit reliabilityIsometricsLow power consumptionMultiprocessing systemsNear-threshold voltage computingNtvcPerformancPerformance-constrained environmentsPower conservation schemesSocSystem-on-chipVery low voltage operatioVoltage scaling

Indicis de qualitat

Impacte bibliomètric. Anàlisi de la contribució i canal de difusió

El treball ha estat publicat a la revista IET Computers and Digital Techniques, i encara que la revista està classificada al quartil Q4 (Agencia WoS (JCR)), el seu enfocament regional i la seva especialització en Computer Science, Hardware & Architecture, li atorguen un reconeixement prou significatiu en un nínxol concret del coneixement científic a nivell internacional.

[+]

Anàlisi del lideratge dels autors institucionals

Aquest treball s'ha realitzat amb col·laboració internacional, concretament amb investigadors de: United Kingdom.

Hi ha un lideratge significatiu, ja que alguns dels autors pertanyents a la institució apareixen com a primer o últim signant, es pot apreciar en el detall: Últim Autor (Quintana Ortí, Enrique Salvador).

[+]

Reconeixements vinculats a l’ítem

We thank F. D. Igual, from Universidad Complutense de Madrid, for his help with the Odroid board. Sandra Catalan and Enrique S. Quintana-Orti were supported by projects TIN2011-23283 and TIN2014-53495-R of the MINECO and FEDER, and the EU project FP7 318793 'EXA2GREEN'. This work was partially conducted while this author was visiting Queen's University of Belfast. This research has also been supported in part by the European Commission under grant agreements FP7-323872 (ScoRPiO), FP6-610509 (NanoStreams) and by the UK Engineering and Physical Sciences Research Council under grant agreements EP/L000055/1 (ALEA), EP/L004232/1 (ENPOWER) and EP/K017594/1 (GEMSCLAIM)
[+]