Indexed in

License and use

Citations

Cited 1 times in

Cited 1 times in

Altmetrics

Grant support

The authors gratefully acknowledge funding from European Union's Horizon 2020 Research and Innovation Programme under the Marie Sklodowska Curie grant agreement No. 956090 (APROPOS: Approximate Computing for Power and Energy Optimisation, http://www.apropos-itn.eu/).

Analysis of institutional authors

Share

Towards Benchmarking GNSS Algorithms on FPGA using SyDR

Publicated to:2023 International Conference On Localization And Gnss, Icl-Gnss. - 2023-01-01 (), DOI: 10.1109/ICL-GNSS57829.2023.10148916

Authors: Grenier, Antoine; Damsgaard, Hans Jakob; Lei, Jie; Quintana-Orti, Enrique S; Ometov, Aleksandr; Lohan, Elena Simona; Nurmi, Jari

Affiliations

Abstract

Global Navigation Satellite System (GNSS) is widely used today for both positioning and timing purposes. Many distinct receiver chips are available off-the-shelf, each tailored to match various applications' requirements. Being implemented as Application-Specific Integrated Circuits, these chips provide good performance and low energy consumption but must be treated as "black boxes" by customers. This prevents modification, research in GNSS processing chain enhancement (e.g., application of Approximate Computing techniques), and design-space exploration for finding the optimal receiver implementation per each use case. In this paper, we review the development of SyDR, an open-source Software-Defined Radio oriented towards benchmarking of GNSS algorithms. Specifically, our goal is to integrate certain components of the GNSS processing chain in a Field-Programmable Gate Array and manage their operation with a Python program using the Xilinx PYNQ flow. We present the early steps of converting parts of SyDR to C, which will be later converted to Hardware Description Language descriptions using High-Level Synthesis. We demonstrate successful conversion of the tracking process and discuss benefits and drawbacks arising thereof, before outlining next steps in preparation for hardware implementation.

Keywords